Part Number Hot Search : 
SID1003 BC416 GP1U27R CS9014 X0605MK SED13 C5750 0N60B
Product Description
Full Text Search
 

To Download L4981B Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 (R)
L4981A L4981B
POWER FACTOR CORRECTOR
CONTROL BOOST PWM UP TO 0.99P.F. LIMIT LINE CURRENT DISTORTION TO < 5% UNIVERSAL INPUT MAINS FEED FORWARD LINE AND LOAD REGULATION AVERAGE CURRENT MODE PWM FOR MINIMUM NOISE SENSITIVITY HIGH CURRENT BIPOLAR AND DMOS TOTEM POLE OUTPUT LOW START-UP CURRENT (0.3mA TYP.) UNDER VOLTAGE LOCKOUT WITH HYSTERESIS AND PROGRAMMABLE TURN ON THRESHOLD OVERVOLTAGE, OVERCURRENT PROTECTION PRECISE 2% ON CHIP REFERENCE EXTERNALLY AVAILABLE SOFT START DESCRIPTION The L4981 I.C. provides the necessary features to achieve a very high power factor up to 0.99. Realized in BCD 60II technology this power factor corrector (PFC) pre-regulator contains all the conBLOCK DIAGRAM
MULTIPOWER BCD TECHNOLOGY
DIP20
SO20
ORDERING NUMBERS: L4981X (DIP20) L4981XD (SO20)
trol functions for designing a high efficiency-mode power supply with sinusoidal line current consumption. The L4981 can be easily used in systems with mains voltages between 85V to 265V without any line switch. This new PFC offers the possibility to work at fixed frequency (L4981A) or modulated frequency (L4981B) optimizing the size of the in-
September 1998
1/17
L4981A - L4981B
put filter; both the operating frequency modes working with an average current mode PWM controller, maintaining sinusoidal line current without slope compensation. Besides power MOSFET gate driver, precise voltage reference (externally available), error amplifier, undervoltage lockout, current sense and the ABSOLUTE MAXIMUM RATINGS
Symbol VCC IGDRV VGDRV VVA-OUT IAC VCA-OUT VROSC ICOSC IFREQ-MOD VSYNC VIPK Ptot Top Tstg 13 4 5 17 11, 18 18 16 16 2 Pin 19 20 . Gate driv. output voltage t = 0.1s Voltages at pins 3, 14, 7, 6, 12, 15 Error Amplifier Voltage AC Input Current Voltages at pin 8, 9 Current Amplifier Volt. (Isource = -20mA; Isink = 20mA) Voltage at pin 17 Voltage at pin 11, 18 Input Sink Current Frequency Modulation Sink Current (L4981B) Sync. Voltage (L4981A) Voltage at pin 2 Voltage at Pin 2 t = 1s Power Dissipation at Tamb = 70C Power Dissipation at Tamb = 70C Operating Ambient Temperature StorageTemperature (DIP20) (SO20) Parameter Supply Voltage (ICC 50mA) (*) Gate driv. output peak current (t = 1s) SINK SOURCE Value selflimit 2 1.5 -1 -0.3 to 9 -0.3 to 8.5 5 -0.5 to 7 -0.3 to 8.5 -0.3 to 3 -0.3 to 7 15 5 -0.3 to 7 -0.3 to 5.5 -2 1 0.6 -40 to 125 -55 to 150 Unit V A V V V mA V V V V mA mA V V V W W C C
soft start are included. To limit the number of the external components, the device integrates protections as overvoltage and overcurrent. The overcurrent level can be programmed using a simple resistor for L4981A. For a better precision and for L4981B an external divider must be used.
(*) Maximum package power dissipation limits must be observed.
PIN CONNECTIONS (Top views)
L4981A
L4981B
2/17
L4981A - L4981B
THERMAL DATA
Symbol Rth j-amb Parameter Thermal Resistance Junction-ambient DIP 20 80 SO 20 120 Unit C/W
PIN FUNCTIONS
N. 1 2 Name P-GND IPK Power ground. L4981A peak current limiting. A current limitation is obtained using a single resistor connected between Pin 2 and the sense resistor. To have a better precision another resistor between Pin 2 and a reference voltage (Pin 11) must be added. L4981B peak current limiting. A precise current limitation is obtained using two external resistor only. These resistors must be connected between the sense resistor, Pin 2 and the reference voltage. 3 OVP Overvoltage protection. At this input are compared an internal precise 5.1V (typ) voltage reference with a sample of the boost output voltage obtained via a resistive voltage divider in order to limit the maximum output peak voltage. Input for the AC current. An input current proportional to the rectified mains voltage generates, via a multiplier, the current reference for the current amplifier. Current amplifier output. An external RC network determinates the loop gain. Load feedforward; this voltage input pin allows to modify the multiplier output current proportionally to the load, in order to give a faster response versus load transient. The best control is obtained working between 1.5V and 5.3V. If this function is not used, connect this pin to the voltage reference (pin = 11). Input for proportional RMS line voltage. the VRMS input compesates the line voltage changes. Connecting a low pass filter between the rectified line and the pin 7, a DC voltage proportional to the input line RMS voltage is obtained. The best control is reached using input voltage between 1.5V and 5.5V. If this function is not used connect this pin to the voltage reference (pin = 11). Multiplier output. This pin common to the multiplier output and the current amplifier N.I. input is an high impedence input like ISENSE. The MULT-OUT pin must be taken not below -0.5V. Current amplifier inverting input. Care must be taken to avoid this pin goes down -0.5V. Signal ground. Output reference voltage (typ = 5.1V).Voltage refence at 2% of accuracy externally available, it's internally current limited and can deliver an output current up to 10mA. A capacitor connected to ground defines the soft start time. An internal current generator delivering 100A (typ) charges the external capacitor defining the soft start time constant. An internal MOS discharge, the external soft start capacitor both in overvoltage and UVLO conditions. Error amplifier output, an RC network fixes the voltage loop gain characteristics. Voltage error amplifier inverting input. This feedback input is connected via a voltage divider to the boost output voltage. Programmable under voltage lock out threshold input. A voltage divider between supply voltage and GND can be connected in order to program the turn on threshold. This synchronization input/output pin is CMOS logic compatible. Operating as SYNC in, a rectangular wave must be applied at this pin. Opearting as SYNC out, a rectangular clock pulse train is available to synchronize other devices. Frequency modulation current input. An external resistor must be connected between pin 16 and the rectified line voltage in order to modulate the oscillator frequency. Connecting pin 16 to ground a fixed frequency imposed by ROSC and COSC is obtained. An external resistor connected to ground fixes the constant charging current of COSC. An external capacitor connected to GND fixes the switching frequency. Supply input voltage. Output gate driver. Bipolar and DMOS transistors totem pole output stage can deliver peak current in excess 1A useful to drive MOSFET or IGBT power stages. Description
4 5 6
IAC CA-OUT LFF
7
VRMS
8 9 10 11 12
MULT-OUT ISENSE S-GND VREF SS
13 14 15 16
VA-OUT VFEED P-UVLO SYNC (L4981A) FREQ-MOD (L4981B)
17 18 19 20
R OSC C OSC VCC GDRV
3/17
L4981A - L4981B
ELECTRICAL CHARACTERISTICS (Unless otherwise specified VCC = 18V, COSC = 1nF, ROSC = 24K, CSS = 1F, VCA-OUT = 3.5V, VISENSE = 0V, VLFF = VREF, IAC = 100A, VRMS = 1V, VFEED = GND, VIPK = 1V, V OVP = 1V, TJ = 25C
Symbol VIO IIB V13H V13L -I13 I13 Vref Vref Vref Iref sc fosc Prameter Input Offset Voltage Input Bias Current Open Loop Gain Output High voltage Output Low Voltage Output Source Current Output Sink Current Reference Output Voltage Load Regulation Line Regulation Short Circuit Current Initial Accuracy Frequency Stability Vsvp I18C I18D V 18 tW I16 -I16 V16L V16H Ramp Valley to Peak Charge Current Discharge Current Ramp Valley Voltage Output Pulse Width Sink Current with Low Output Voltage Source Current with High Output Voltage Low Input Voltage High Input Voltage 3.5 800 85 100 74 76 115 50% Amplitude VSYNC = 0.4V VCOSC = 0V VSYNC = 4.5V VCOSC = 6.7V VCOSC = 3.5V VCOSC = 3.5V 0.9 0.3 0.4 1 VFEED = 4.7V IVA-OUT = -0.5mA VFEED = 5.5V IVA-OUT = 0.5mA VFEED = 4.7V; VVA-OUT = 3.5V VFEED = 5.5V; VVA-OUT = 3.5V -25C < TJ < 85C Tj = 25C Iref = 0 1mA Iref 10mA -25C < TJ < 85C 12V VCC 19V -25C < TJ < 85C Vref = 0V Tj = 25C 12V VCC 19V -25C < TJ < 85C 20 85 80 4.7 0.45 2 4 4.97 5.01 Test Condition -25C < TJ < 85C VFEED = 0V -500 70 5.5 -50 100 6.5 0.4 10 20 5.1 5.1 3 3 30 100 100 5 0.55 11.5 1.15 0.8 0.8 6 0.9 1.4 5.23 5.19 15 10 50 115 120 5.3 0.65 7.5 1 Min. Typ. Max. 8 500 Unit mV nA dB V V mA mA V V mV mV mA KHz KHz V mA mA V s mA mA V V ns KHz KHz KHz ERROR AMPLIFIER SECTION
REFERENCE SECTION
OSCILLATOR SECTION
SYNC SECTION (Only for L4981A)
Pulse for Synchronization td FREQUENCY MODULATION FUNCTION (Only for L4981B) f18max f18min Maximum Oscillation Frequency Minimum Oscillator Frequency VFREQ-MOD = 0V (Pin 16) Ifreq = 0 IFREQ-MOD = 360A (Pin 16) VVRMS = 4V (Pin 7) IFREQ-MOD = 180A (Pin 16) VVRMS = 2V (Pin 7) SOFT START SECTION ISS V12sat Soft Start Source Current Output Saturation Voltage VSS = 3V V3 = 6V, ISS = 2mA
60
100 0.1
140 0.25
A V
4/17
L4981A - L4981B
ELECTRICAL CHARACTERISTICS (continued)
Symbol SUPPLY VOLTAGE VCC Vthr V3Hys I3 td V th td Iipk Operating Supply Voltage Rising Threshold Voltage Hysteresis Input Bias Current Propagation delay to output Threshold Voltage Propagation delay to Output Current Source Generator VOCP = Vthr -0.2V VIPK = -0.1V VIPK = -0.1V only for L4981A only for L4981B 65 0.4 85 VOVP = Vthr +100mV Vref -20mV 180 5.1 250 0.05 1 19.5 Vref +20mV 320 1 2 30 0.9 105 5 2 -500 70 68 6.2 0.9 2 2 10 10 0.5 11.5 12.5 50 30 13 16 0.3 8 12 20 14.5 9 Pin 15 to VCC = 220K Pin15 to GND = 33K V6 = 1.6V V6 = 5.3V VI Input Voltage Range 1.6 10.6 25 15.5 10 12 150 100 19 0.5 12 16 30 16.5 11 13.4 0.8 50 100 90 500 V V mV A s mV s A A mV nA dB dB V V mA mA V V ns ns V mA mA mA V V V V OVER VOLTAGE PROTECTION COMPARATOR Parameter Test Condition Min. Typ. Max. Unit
OVER CURRENT PROTECTION COMPARATOR
Leakage Current IL CURRENT AMPLIFIER SECTION Voffset I9bias SVR V5H V 5L -I5 I5 V20L V20H tr tf VGDRV I19start I19on I19 VCC Vth ON Vth OFF Input Offset Voltage Input Bias Current Open Loop Gain Supply Voltage Rejection Output High Voltage Output Low Voltage Output Source Current Output Sink Current Output Voltage Low Output Voltage High Output Voltage Rise Time Output Voltage Fall Time Voltage Clamp Supply Current before start up Supply Current after turn on Operating Supply Current Zener Voltage Turn on Threshold Turn off Threshold Programmable Turn-on Threshold LOAD FEED FORWARD ILFF Bias Current
VMULT OUT = VSENSE = 3.5V VSENSE = 0V 1.1V VCA OUT 6V 12V VCC 19V VMULT OUT = 3.5V VSENSE = 3.5V VMULT OUT = 200mV ICA OUT = -0.5mA, VIAC = 0V VMULT OUT = -200mV ICA OUT = 0.5mA, VIAC = 0V VMULT OUT = 200mV, VIAC = 0V, VCA-OUT = 3.5V ISINK = 250mA ISOURCE = 250mA VCC = 15V COUT = 1nF COUT = 1nF ISOURCE = 0mA VCC = 14V VIAC = 0V, VCOSC = 0, Pin17 = Open Pin20 = 1nF (*)
OUTPUT SECTION
TOTAL STANDBY CURRENT SECTION
UNDER VOLTAGE LOCKOUT SECTION
70 200
140 300 5.3
A A V
(*) Maximum package power dissipation limits must be observed.
5/17
L4981A - L4981B
ELECTRICAL CHARACTERISTICS (continued)
Symbol MULTIPLIER SECTION Multipler Output Current VVA-OUT = 4V, VRMS = 2V, VMULTOUT = 0, VLFF = 5.1V IAC = 50A, COSC = 0V VVA-OUT = 4V, VRMS = 2V, VMULTOUT = 0, VLFF = 5.1V IAC = 200A, COSC = 0V VVA-OUT = 2V, VRMS = 2V, VMULTOUT = 0, VLFF = 5.1V IAC = 100A, COSC = 0V VVA-OUT = 2V, VRMS = 4V, VMULTOUT = 0, VLFF = 5.1V IAC = 100A, COSC = 0V VVA-OUT = 4V, VRMS = 4V, VMULTOUT = 0, VLFF = 5.1V IAC = 100A, COSC = 0V VVA-OUT = 4V, VRMS = 2V, VMULTOUT = 0, VLFF = 2.5V COSC = 0V, IAC = 200A VVA-OUT = 4V, VRMS = 4V VMULTOUT = 0, VLFF = 5.1V IAC = 200A, COSC = 0V VVA-OUT = 2V, VRMS = 4V, VMULTOUT = 0, VLFF = 5.1V IAC = 0, COSC = 0V K Multiplier Gain 20 35 52 A A A A A A A A Prameter Test Condition Min. Typ. Max. Unit
100
135
170
10
20
30
2
5.5
11
10
22
34
20
37
54
20
39
54
-2
0
2
0.37
IMULT-OUT = K IAC
(VVA-OUT - 1.28) (0.8 VLFF - 1.28) (VVRMS)2
(VVA-OUT - 1.28) (VVRMS)
2
if VLFF = VREF; where: K1 = 1V
IMULT-OUT = IAC
K1
Figure 1: MULTI-OUT vs. IAC (VRMS = 1.7V; VLFFD = 5.1V)
Figure 2: MULTI-OUT vs. IAC (VRMS = 2.2V; VLFFD = 5.1V)
6/17
L4981A - L4981B
Figure 3: MULTI-OUT vs. IAC (VRMS = 4.4V; VLFFD = 5.1V) Figure 4: MULTI-OUT vs. IAC (VRMS = 5.3V; VLFFD = 5.1V)
Figure 5: MULTI-OUT vs. IAC (VRMS = 1.7V; VLFFD = 2.5V)
Figure 6: MULTI-OUT vs. IAC (VRMS = 2.2V; VLFFD = 2.5V)
Figure 7: MULTI-OUT vs. IAC (VRMS = 4.4V; VLFFD = 2.5V)
Figure 8: MULTI-OUT vs. IAC (VRMS = 5.3V; VLFFD = 2.5V)
7/17
L4981A - L4981B
Figure 9A: L4981A Power Factor Corrector (200W)
T R6 R14 C8 R7 C12 R15 D3 D4 R1 C5 C9 R9 D1 + Vo=400V
C7
FUSE Vi
BRIDGE
R8 7 4 1 19 13
R12 14 3 D2 C11 C2
85VAC-265VAC 15
C1
L4981A
16 20 6 12 11
R13
MOS
2
8
5 R21 R5 C3 R4 RS
9
18
10
17
D5
R17
R2
R10
R11
R3
C4
R16
C6
C10 D93IN029B
PART LIST
RS R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R21 0.07(3 x .22) 820k 10k 1.8k 1.8k 18k 1.2M 360k 33k 1.8M 21k 402 120k 27 1M 120k 30k 1.8k 5.1k 1/2W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/2W 1/4W 4W 1/4W 5% 1% 1% 5% 5% 5% 5% 5% 5% 1% 1% 1% 5% 5% 1% 5% 5% 1% 1% C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 D1 D2, D3 D4 D5 MOS 470nF 100F 2.2nF 1nF 100F 1F 220nF 220nF 330nF 1F 270pF 8.2nF STTA506D 1N4148 18V BYT11-600 STH/STW15NA50 FUSE = 4A/250V 1/2W 16V 400V 100V 25V 16V 63V 63V 400V 450V
BRIDGE = 4 x P600M
T= primary: 88 turns of 12 x 32 AWG (0.2mm) secondary: 9 turns of # 27AWG (0.15mm) core: B1ET3411A THOMSON - CSF gap: 1,6mm for a total primary inductance of 0.9mH
8/17
fSW = 80kHz PO = 200W VOUT = 400V Irms max = 2.53A VOVP = 442V IPK max = 6.2A
L4981A - L4981B
Figure 9B: L4981B Power Factor Corrector (200W)
T R22 C7 R14 R7 C8 D3 C5 C9 R6 C12 R15 D4 R1 R9 D1 + Vo=400V
FUSE Vi
BRIDGE
R8 7 4 1 19 13
R12 14 3 C11 D2 C2
85VAC-265VAC 15
C1
L4981B
16 20 6 2 8 5 R21 R5 R11 R3 RS C3 R4 C4 R16 C6 9 18 10 17 12 11
R13
MOS
D5
R17
R2
R10
C10 D95IN220
PART LIST
RS R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R21 R22 0.07(3 x .22) 820k 10k 1.8k 1.8k 18k 1.2M 360k 33k 1.8M 21k 402 120k 27 1M 120k 24k 1.8k 5.1k 1/2W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/4W 1/2W 1/4W 4W 1/4W 5% 1% 1% 5% 5% 5% 5% 5% 5% 1% 1% 1% 5% 5% 1% 5% 5% 1% 1% 1% C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 D1 D2, D3 D4 D5 MOS 470nF 100F 2.2nF 1.1nF 100F 1F 220nF 220nF 330nF 1F 270pF 8.2nF STTA506D 1N4148 18V BYT11-600 STH/STW15NA50 FUSE = 4A/250V 1/2W 16V 400V 100V 25V 16V 63V 63V 400V 450V
1.1M 1/4W BRIDGE = 4 x P600M
T= primary: 88 turns of 12 x 32 AWG (0.2mm) secondary: 9 turns of # 27AWG (0.15mm) core: B1ET3411A THOMSON - CSF gap: 1,6mm for a total primary inductance of 0.9mH
fSW = 80 to 92kHz PO = 200W VOUT = 400V Irms max = 2.53A VOVP = 442V IPK max = 6.2A
9/17
L4981A - L4981B
Figure 10: Reference Voltage vs. Source Reference Current Figure 11: Reference Voltage vs. Supply Voltage
Figure 12: Reference Voltage vs. Junction Temperature
Figure 13: Switching Frequency vs. Junction Temperature
Figure 14: Gate Driver Rise and Fall Time
Figure 15: Operating Supply Current vs. Supply Voltage
10/17
L4981A - L4981B
Figure 16: Programmable Under Voltage Lockout Thresholds Figure 17: Modulation Frequency Normalized in an Half Cycle of the Mains Voltage
1 Vl fsw 1
0.8
0.8
R22 = R23 6.8
0.4 0.4
0.2
0.2
0
R23 (Kohm)
0
45
90
0 135 180 Electrical degrees
Table 1: Programmable Under Voltage Lockout Thresholds.
VCC ON 11V 12V 13V 14V 14.5V 15V VCC OFF 10V 10.1V 10.5V 10.8V 10.9V 11V R22 82k 220k 430k 909k 1.36M 2.7M R23 12k 33k 62k 133k 200k 390k
Figure 18: Oscillator Diagram
11/17
L4981A - L4981B
Figure 19: 200W Evaluation Board Circuit.
T= primary: 75 turns of litz wire 20 x 32 AWG (0.2mm) secondary: 8 turns of # 27AWG (0.15mm) core: B1ET3411A THOMSON - CSF gap: 1.4mm for a total primary inductance of 0.7mH fsw = 100kHz; VO = 400V; PO = 200W
NOTE: Start Up Circuit Usually the VCC capacitor (C11 in fig. 19) can be charged by a resistor drawing current from the rectified mains. In the evaluation board instead the start up circuit composed by (Q2+R19+R15+Dz) has been designed to perform a fast and effective supply in all the conditions. Once that the L4981A/B has started, the reference voltage available at pin 6 by R20 and Q3, ensures Q2 to be turned off. Programmable Under voltage Lockout The PCB allows to insert a couple of resistor (R22, R23) to modify the threshold input voltage. Please refer to fig. 16 and table1.
12/17
L4981A - L4981B
Figure 20: P.C. Board and Component Layout of Evaluation Board Circuit (1:1 scale).
13/17
L4981A - L4981B
The evaluation board has been designed using: a faster not dissipative start-up circuit, a diode (D2) to speed-up the MOS start-off time and (even if a single resistor can be used) an external divider to improve the precision of the overcurrent threshold. Further there is a possibility to change the input threshold voltage using an external divider (R23 and R22) and if an inrush current problem arises a NTC resistor can be used. The PFC demoboard performances has been evaluated testing the following parameters: PF (power factor), A-THD (percentage of current total harmonic distortion), H3..H9 (percentage of current's nth harmonic amplitude), Vo (output voltage ripple), Vo (output voltage), (efficiency). The test configuration, equipments and results are:
AC POWER SOURCE LARCET /3KW
PM1200 AC POWER ANALYSER
EMI FILTER
PFC L4981 DEMO
LOAD
D94IN057
Vi (Vrms) 88 110 132 180 220 260
f (Hz) 60 60 60 50 50 50
Pi (W) 222 220 218 217 217 216
PF
A-THD (%)
H3 (%) 1.98 1.40 1.16 1.52 1.68 1.84
H5 (%) 0.61 0.40 0.40 0.65 0.83 1.30
H7 (%) 0.55 0.31 0.35 0.40 0.57 0.39
H9 (%) 0.70 0.28 0.31 0.34 0.48 0.73
VO (V) 390 392 394 396 398 400
VO (V) 8 8 8 8 8 8
PO (W) 200 201 202 203 204 205
(%) 90.2 91.6 92.8 93.8 94.2 95.2
0.999 0.999 0.999 0.999 0.997 0.995
2.94 1.79 1.71 1.88 2.25 3.30
EMI/RFI FILTER The harmonic content measurement has been done using an EMI/RFI filter interposed between
the AC source and the demoboard under test, while the efficiency has been calculated without the filter contribution.
T1 LINE C1
T2 PFC
C EARTH
D94IN052
where: T1 = 1mH T2 = 27mH
C1 = 0.33F, 630V C2 = 2.2nF, 630V
14/17
L4981A - L4981B
SO20 PACKAGE MECHANICAL DATA
DIM. MIN. A A1 B C D E e H h L K 10 0.25 0.4 2.35 0.1 0.33 0.23 12.6 7.4 1.27 10.65 0.75 1.27 0.394 0.010 0.016 mm TYP. MAX. 2.65 0.3 0.51 0.32 13 7.6 MIN. 0.093 0.004 0.013 0.009 0.496 0.291 0.050 0.419 0.030 0.050 inch TYP. MAX. 0.104 0.012 0.020 0.013 0.512 0.299
0 (min.)8 (max.)
L
h x 45
A B e K H D A1 C
20
11 E
1
10
SO20MEC
15/17
L4981A - L4981B
DIP20 PACKAGE MECHANICAL DATA
DIM. MIN. a1 B b b1 D E e e3 F I L Z 3.3 1.34 8.5 2.54 22.86 7.1 3.93 0.130 0.053 0.254 1.39 0.45 0.25 25.4 0.335 0.100 0.900 0.280 0.155 1.65 mm TYP. MAX. MIN. 0.010 0.055 0.018 0.010 1.000 0.065 inch TYP. MAX.
16/17
L4981A - L4981B
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics (c) 1998 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
17/17


▲Up To Search▲   

 
Price & Availability of L4981B

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X